Verilog编码中的非阻塞性赋值

资料大小: 53 KB

所需积分: 0

下载次数:

用户评论: 0条评论,查看

上传日期: 2012-01-17

上 传 者: 叶子他上传的所有资料

资料介绍

标签:非阻塞性赋值(1)Verilog(326)

 

One of the most misunderstood constructs in the Verilog language is the nonblockingassignment. Even very experienced Verilog designers do not fully understand how nonblockingassignments are scheduled in an IEEE compliant Verilog simulator and do not understand whenand why nonblocking assignments should be used. This paper details how Verilog blocking andnonblocking assignments are scheduled, gives important coding guidelines to infer correctsynthesizable logic and details coding styles to avoid Verilog simulaTIon race condiTIons

用户评论

查看全部 条评论

发表评论请先 , 还没有账号?免费注册

发表评论

用户评论
技术交流、我要发言! 发表评论可获取积分! 请遵守相关规定。
上传电子资料