Verilog Coding Style for Efficient Digital Design

资料大小: 79 KB

所需积分: 0

下载次数:

用户评论: 0条评论,查看

上传日期: 2012-01-17

上 传 者: 叶子他上传的所有资料

资料介绍

标签:Verilog HDL(88)

 

In this paper, we discuss efficient coding and design styles using verilog. This can beimmensely helpful for any digital designer iniTIaTIng designs. Here, we address different problems rangingfrom RTL-Gate Level simulaTIon mismatch to race condiTIons in writing behavioral models. All theseproblems are accompanied by an example to have a better idea, and these can be taken care off if thesecoding guidelines are followed. Discussion of all the techniques is beyond the scope of this paper, however,here we try to cover a few of them.

用户评论

查看全部 条评论

发表评论请先 , 还没有账号?免费注册

发表评论

用户评论
技术交流、我要发言! 发表评论可获取积分! 请遵守相关规定。
上传电子资料